举报有奖 | 12/5悬赏职位:Analog Design Engineer
500+半导体企业正式向你发出邀请。
现在,参加摩尔精英的“举报有奖”的活动,向摩尔精英推荐你身边的半导体牛人。只要候选人过试用期,即可获得 10,000元 悬赏 奖金。
“举报有奖”活动每天都会上线新的半导体职能方向,芯片设计、晶圆制造、封装测试、销售与市场……七大职能方向供你选择,可根据职能类别向摩尔精英推荐适合的半导体同行,同时欢迎毛遂自荐。
12/5 悬赏 职位:
公司描述:
Designs, develops andmarkets innovative power managementcomponents for the Computer, Consumer,Industrial, Automotive and Communications markets. Its strengths lie in itssystem architecture knowledge in power management, fast time-to-market, strongcustomer relationships, and mixed signal engineering Integrated Circuit (IC)capabilities. The strength in mixed signal engineering is due to O 2Micro’stalented teams of analog and digital engineers.
产业链环节: Fabless/IDM
职能方向: 芯片设计
职位名称: Analog DesignEngineer
薪资范围(W/Y) :面谈
职位所在地: 上海
职位描述:
Through performancemanagement, employee engagement activates, identify and provide effectivelearning and development interventions to help Manager and Leadershipdevelopment in the organization.
工作职责:
1.-Designing analog and mixed-signal ICs;
2.-Management products utilizing leading edge sub-micron CMOS technologies;
3.-Developing state of the art products that include op amps, comparators,band-gap, linear low-drop regulator, high-accuracy ADCs, and power supplycontrol algorithms etc.
4.-Design layout floor-plan, and check the layout of IC blocks andwhole-chip.
5. Testing and characterization of IC blocks andchip
任职资格及要求:
1.-Minimum BS/MS in Electronic Engineering
2.-More than 2 years experience in analog or mixed-signal circuit design;
3.-Good knowledge in analog IC design, device physics, and analog layout;
4.-Familiar with SPICE simulation tools and hands-on experience in designbasic analog building.
5.-Familiar with MATLAB, Verilog-A or C is a plus.
6.-Experience in designing ADC or DAC is a plus.
7.-Strong Communication skills, high level of intelligence, self-motivationand aggressiveness.
8.-Fluency in English and Mandarin required.
注: 详细职位相关信息关注摩尔精英后在推送消息里咨询相关同事。
完成
- 半导体行业观察
- 摩尔芯闻